View HI5960SOICEVAL1_1249819.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

(R)
HI5960
Data Sheet March 31, 2005 FN4655.6
14-Bit, 130MSPS, High Speed D/A Converter
The HI5960 is a 14-bit, 130MSPS (Mega Samples Per Second), high speed, low power, D/A converter which is implemented in an advanced CMOS process. Operating from a single +3V to +5V supply, the converter provides 20mA of full scale output current and includes edgetriggered CMOS input data latches. Low glitch energy and excellent frequency domain performance are achieved using a segmented current source architecture. This device complements the HI5x60 and HI5x28 family of high speed converters, which includes 8, 10, 12, and 14-bit devices.
Features
* Throughput Rate . . . . . . . . . . . . . . . . . . . . . . . . 130MSPS * Low Power (at 100MSPS) at 5V . . . . . . . . . . . . . .175mW at 3V. . . . . . . . . . . . . . . .32mW * Adjustable Full Scale Output Current. . . . . 2mA to 20mA * Internal 1.2V Bandgap Voltage Reference * Single Power Supply from +5V to +3V * Power Down Mode * CMOS Compatible Inputs * Excellent Spurious Free Dynamic Range (77dBc, f S = 50MSPS, fOUT = 2.51MHz) * Excellent Multitone Intermodulation Distortion * Pb-Free Available (RoHS Compliant)
Ordering Information
PART NUMBER HI5960IB HI5960IBZ (See Note) HI5960IA HI5960IAZ (See Note) HI5960IA-T HI5960IAZ-T (See Note) HI5960SOICEVAL1 TEMP. RANGE (oC) PACKAGE PKG. DWG. # M28.3 M28.3 CLOCK SPEED 130MHz 130MHz 130MHz 130MHz 130MHz 130MHz
Applications
* Cellular Basestations * WLL, Basestation and Subscriber Units * Medical/Test Instrumentation * Wireless Communications Systems * Direct Digital Frequency Synthesis * High Resolution Imaging Systems * Arbitrary Waveform Generators
-40 to 85 28 Ld SOIC -40 to 85 28 Ld SOIC (Pb-free)
-40 to 85 28 Ld TSSOP M28.173 -40 to 85 28 Ld TSSOP M28.173 (Pb-free) -40 to 85 28 Ld TSSOP M28.173 Tape and Reel -40 to 85 28 Ld TSSOP M28.173 Tape and Reel (Pb-free) 25 Evaluation Platform
Pinout
130MHz HI5960 (SOIC, TSSOP) TOP VIEW
D13 (MSB) 1 D12 2 D11 3 D10 4 D9 5 D8 6 D7 7 D6 8 D5 9 D4 10 D3 11 D2 12 D1 13 D0 (LSB) 14 28 CLK 27 DVDD 26 DCOM 25 ACOM 24 AVDD 23 COMP2 22 IOUTA 21 IOUTB 20 ACOM 19 COMP1 18 FSADJ 17 REFIO 16 REFLO 15 SLEEP
NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright (c) Intersil Americas Inc. 2003, 2005. All Rights Reserved. All other trademarks mentioned are the property of their respective owners.
HI5960 Typical Applications Circuit
HI5960 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D13 (1) D12 (2) D11 (3) D10 (4) D9 (5) D8 (6) D7 (7) D6 (8) D5 (9) D4 (10) D3 (11) D2 (12) D1 (13) D0 (LSB) (14) CLK (28) 50 BEAD + 10F 10H 0.1F DVDD (27) DCOM (26) (21) IOUTB (23) COMP2 (19) COMP1 (20) ACOM (24) AVDD 0.1F FERRITE BEAD 10H 0.1F 10F + +5V OR +3V (VDD) 0.1F 50 D/A OUT (22) IOUTA 50 (18) FSADJ RSET D/A OUT 1.91k (25) ACOM (15) SLEEP (16) REFLO (17) REFIO 0.1F ACOM DCOM
Functional Block Diagram
IOUTA IOUTB
(LSB) D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 (MSB) D13 UPPER 5-BIT DECODER 31 LATCH LATCH 40 SWITCH MATRIX 40
CASCODE CURRENT SOURCE
9 LSBs + 31 MSB SEGMENTS
COMP2 COMP1
CLK INT/EXT REFERENCE SELECT INT/EXT VOLTAGE REFERENCE BIAS GENERATION
AVDD
ACOM
DVDD
DCOM
REFLO
REFIO
FSADJ SLEEP
2
HI5960 Pin Descriptions
PIN NO. 1-14 15 16 17 18 19 21 22 23 24 20, 25 26 27 28 PIN NAME D13 (MSB) Through D0 (LSB) SLEEP REFLO REFIO FSADJ COMP1 IOUTB IOUTA COMP2 AVDD ACOM DCOM DVDD CLK DESCRIPTION Digital Data Bit 13, (Most Significant Bit) through Digital Data Bit 0, (Least Significant Bit). Control Pin for Power-Down mode. Sleep Mode is active high; Connect to ground for Normal Mode. Sleep pin has internal 20A active pulldown current. Connect to analog ground to enable internal 1.2V reference or connect to AVDD to disable internal reference. Reference voltage input if internal reference is disabled. Reference voltage output if internal reference is enabled. Use 0.1F cap to ground when internal reference is enabled. Full Scale Current Adjust. Use a resistor to ground to adjust full scale output current. Full Scale Output Current = 32 x VFSADJ/RSET. For use in reducing bandwidth/noise. Recommended: connect 0.1F to AVDD . The complimentary current output of the device. Full scale output current is achieved when all input bits are set to binary 0. Current output of the device. Full scale output current is achieved when all input bits are set to binary 1. Connect 0.1F capacitor to ACOM. Analog Supply (+3V to +5V). Connect to Analog Ground. Connect to Digital Ground. Digital Supply (+3V to +5V). Clock Input. Input data to the DAC passes through the "master" latches when the clock is low and is latched into the "master" latches when the clock is high. Data presented to the "slave" latch passes through when the clock is logic high and is latched into the "slave" latches when the clock is logic low. Adequate setup time must be allowed for the MSBs to pass through the thermometer decoder before the clock goes high. This master-slave arrangement comprises an edge-triggered flip-flop, with the DAC being updated on the rising clock edge. It is recommended that the clock edge be skewed such that setup time is larger than the hold time.
3
HI5960
Absolute Maximum Ratings
Digital Supply Voltage DVDD to DCOM . . . . . . . . . . . . . . . . . +5.5V Analog Supply Voltage AVDD to ACOM . . . . . . . . . . . . . . . . . +5.5V Grounds, ACOM TO DCOM . . . . . . . . . . . . . . . . . . . -0.3V to +0.3V Digital Input Voltages (D9-D0, CLK, SLEEP). . . . . . . . DVDD + 0.3V Reference Input Voltage Range. . . . . . . . . . . . . . . . . . AVDD + 0.3V Analog Output Current (IOUT) . . . . . . . . . . . . . . . . . . . . . . . . . 24mA
Thermal Information
Thermal Resistance (Typical, Note 1) JA(oC/W) SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 TSSOP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . 110 Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . .150oC Maximum Storage Temperature Range . . . . . . . . . -65oC to 150oC Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . .300oC (SOIC - Lead Tips Only)
Operating Conditions
HI5960IX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40oC to 85oC
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE: 1. JA is measured with the component mounted on an evaluation PC board in free air.
Electrical Specifications
PARAMETER SYSTEM PERFORMANCE Resolution Integral Linearity Error, INL Differential Linearity Error, DNL Offset Error, IOS Offset Drift Coefficient Full Scale Gain Error, FSE
AVDD = DVDD = +5V, VREF = Internal 1.2V, IOUTFS = 20mA, TA = 25oC for All Typical Values TEST CONDITIONS MIN TYP MAX UNITS
14 "Best Fit" Straight Line (Note 8) (Note 8) (Note 8) (Note 8) With External Reference (Notes 2, 8) With Internal Reference (Notes 2, 8) -5 -3 -0.025 -10 -10 2 (Note 3, 8) -0.3
2.5 1.5
+5 +3 +0.025
Bits LSB LSB % FSR ppm FSR/o % FSR % FSR ppm FSR/ ppm FSR/ mA V
0.1 2 1 50 100 -
+10 +10 20 1.25
Full Scale Gain Drift
With External Reference (Note 8) With Internal Reference (Note 8)
Full Scale Output Current, IFS
Output Voltage Compliance Range DYNAMIC CHARACTERISTICS Maximum Clock Rate, fCLK Output Settling Time, (tSETT) Singlet Glitch Area (Peak Glitch) Output Rise Time Output Fall Time Output Capacitance Output Noise
(Note 3) 0.05% (8 LSB) (Note 8) RL = 25 (Note 8) Full Scale Step Full Scale Step
130 -
35 5 2.5 2.5 10 50 30
-
MHz ns pV*s ns ns pF pA/Hz pA/Hz
IOUTFS = 20mA IOUTFS = 2mA
-
AC CHARACTERISTICS +5V Power Supply Spurious Free Dynamic Range, SFDR Within a Window fCLK = 100MSPS, fOUT = 20.2MHz, 30MHz Span (Notes 4, 8) fCLK = 100MSPS, fOUT = 5.04MHz, 8MHz Span (Notes 4, 8) fCLK = 50MSPS, fOUT = 5.02MHz, 8MHz Span (Notes 4, 8) 77 97 97 dBc dBc dBc
4
HI5960
Electrical Specifications
PARAMETER +5V Power Supply Total Harmonic Distortion (THD) to Nyquist AVDD = DVDD = +5V, VREF = Internal 1.2V, IOUTFS = 20mA, TA = 25oC for All Typical Values (Continued) TEST CONDITIONS fCLK = 100MSPS, fOUT = 4.0MHz (Notes 4, 8) fCLK = 50MSPS, fOUT = 2.0MHz (Notes 4, 8) fCLK = 25MSPS, fOUT = 1.0MHz (Notes 4, 8) +5V Power Supply Spurious Free Dynamic Range, SFDR to Nyquist (fCLK/2) fCLK = 130MSPS, fOUT = 40.4MHz (Notes 4, 8) fCLK = 130MSPS, fOUT = 10.1MHz (Notes 4, 8) fCLK = 130MSPS, fOUT = 5.02MHz, T = 25oC (Notes 4, 8) fCLK = 130MSPS, fOUT = 5.02MHz, T = Min to Max (Notes 4, 8) fCLK = 100MSPS, fOUT = 40.4MHz (Notes 4, 8) fCLK = 100MSPS, fOUT = 20.2MHz (Notes 4, 8) fCLK = 100MSPS, fOUT = 5.04MHz, T = 25oC (Notes 4, 8) fCLK = 100MSPS, fOUT = 5.04MHz, T = Min to Max (Notes 4, 8) fCLK = 100MSPS, fOUT = 2.51MHz (Notes 4, 8) fCLK = 50MSPS, fOUT = 20.2MHz (Notes 4, 8) fCLK = 50MSPS, fOUT = 5.02MHz, T = 25oC (Notes 4, 8) fCLK = 50MSPS, fOUT = 5.02MHz, T = Min to Max (Notes 4, 8) fCLK = 50MSPS, fOUT = 2.51MHz (Notes 4, 8) fCLK = 50MSPS, fOUT = 1.00MHz (Notes 4, 8) fCLK = 25MSPS, fOUT = 1.0MHz (Notes 4, 8) +5V Power Supply Multitone Power Ratio fCLK = 20MSPS, fOUT = 2.0MHz to 2.99MHz, 8 Tones at 110kHz Spacing (Notes 4, 8) fCLK = 100MSPS, fOUT = 10MHz to 14.95MHz, 8 Tones at 530kHz Spacing (Notes 4, 8) +3V Power Supply Spurious Free Dynamic Range, SFDR Within a Window fCLK = 100MSPS, fOUT = 20.2MHz, 30MHz Span (Notes 4, 8) fCLK = 100MSPS, fOUT = 5.04MHz, 8MHz Span (Notes 4, 8) fCLK = 50MSPS, fOUT = 5.02MHz, 8MHz Span (Notes 4, 8) +3V Power Supply Total Harmonic Distortion (THD) to Nyquist fCLK = 100MSPS, fOUT = 4.0MHz (Notes 4, 8) fCLK = 50MSPS, fOUT = 2.0MHz (Notes 4, 8) fCLK = 25MSPS, fOUT = 1.0MHz (Notes 4, 8) MIN 68 66 68 66 68 66 TYP -71 -75 -77 56 67 74 55 63 74 76 65 74 77 79 79 76 76 80 95 95 -70 -74 -76 MAX UNITS dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc
5
HI5960
Electrical Specifications
PARAMETER +3V Power Supply Spurious Free Dynamic Range, SFDR to Nyquist (fCLK/2) AVDD = DVDD = +5V, VREF = Internal 1.2V, IOUTFS = 20mA, TA = 25oC for All Typical Values (Continued) TEST CONDITIONS fCLK = 130MSPS, fOUT = 40.4MHz (Notes 4, 8) fCLK = 130MSPS, fOUT = 10.1MHz (Notes 4, 8) fCLK = 130MSPS, fOUT = 5.02MHz (Notes 4, 8) fCLK = 100MSPS, fOUT = 40.4MHz (Notes 4, 8) fCLK = 100MSPS, fOUT = 20.2MHz (Notes 4, 8) fCLK = 100MSPS, fOUT = 5.04MHz (Notes 4, 8) fCLK = 100MSPS, fOUT = 2.51MHz (Notes 4, 8) fCLK = 50MSPS, fOUT = 20.2MHz (Notes 4, 8) fCLK = 50MSPS, fOUT = 5.02MHz, T = 25oC (Notes 4, 8) fCLK = 50MSPS, fOUT = 5.02MHz, T = Min to Max (Notes 4, 8) fCLK = 50MSPS, fOUT = 2.51MHz (Notes 4, 8) fCLK = 50MSPS, fOUT = 1.00MHz (Notes 4, 8) fCLK = 25MSPS, fOUT = 1.0MHz (Notes 4, 8) +3V Power Supply Multitone Power Ratio fCLK = 20MSPS, fOUT = 2.0MHz to 2.99MHz, 8 Tones at 110kHz Spacing (Notes 4, 8) fCLK = 100MSPS, fOUT = 10MHz to 14.95MHz, 8 Tones at 530kHz Spacing (Notes 4, 8) VOLTAGE REFERENCE Internal Reference Voltage, VFSADJ Internal Reference Voltage Drift Internal Reference Output Current Sink/Source Capability Reference Input Impedance Reference Input Multiplying Bandwidth (Note 8) DIGITAL INPUTS D11-D0, CLK (Note 3) (Note 3) (Note 3) (Note 3) 3.5 2.1 -25 -20 -10 5 3 0 0 5 1.3 0.9 +25 +20 +10 V V V V A A A pF Pin 18 Voltage with Internal Reference 1.13 1.2 60 50 1 1.4 1.28 V ppm/ A M MHz MIN 68 66 TYP 48 66 74 49 59 72 77 56 73 76 79 78 75 77 MAX UNITS dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc
Input Logic High Voltage with 5V Supply, VIH Input Logic High Voltage with 3V Supply, VIH Input Logic Low Voltage with 5V Supply, VIL Input Logic Low Voltage with 3V Supply, VIL Sleep Input Current, IIH Input Logic Current, IIH Input Logic Current, IIL Digital Input Capacitance, CIN TIMING CHARACTERISTICS Data Setup Time, tSU Data Hold Time, tHLD Propagation Delay Time, tPD CLK Pulse Width, tPW1 , tPW2
See Figure 4 (Note 3) See Figure 4 (Note 3) See Figure 4 See Figure 4 (Note 3)
4
1.5 1.2 2.5 -
-
ns ns ns ns
6
HI5960
Electrical Specifications
PARAMETER POWER SUPPLY CHARACTERISTICS AVDD Power Supply DVDD Power Supply Analog Supply Current (IAVDD) (Notes 9) (Notes 9) 5V or 3V, IOUTFS = 20mA 5V or 3V, IOUTFS = 2mA Digital Supply Current (IDVDD) 5V (Note 5) 5V (Note 6) 5V (Note 7) 3V (Note 5) 3V (Note 6) 3V (Note 7) Supply Current (IAVDD) Sleep Mode Power Dissipation 5V or 3V, IOUTFS = Don't Care 5V, IOUTFS = 20mA (Note 5) 5V, IOUTFS = 20mA (Note 6) 5V, IOUTFS = 20mA (Note 7) 5V, IOUTFS = 2mA (Note 6) 3V, IOUTFS = 20mA (Note 5) 3V, IOUTFS = 20mA (Note 6) 3V, IOUTFS = 20mA (Note 7) 3V, IOUTFS = 2mA (Note 6) Power Supply Rejection NOTES: 2. Gain Error measured as the error in the ratio between the full scale output current and the current through RSET (typically 625A). Ideally the ratio should be 32. 3. Parameter guaranteed by design or characterization and not production tested. 4. Spectral measurements made with differential transformer coupled output and no external filtering. 5. Measured with the clock at 50MSPS and the output frequency at 10MHz. 6. Measured with the clock at 100MSPS and the output frequency at 40MHz. 7. Measured with the clock at 130MSPS and the output frequency at 10MHz. 8. See "Definition of Specifications". 9. It is recommended that the output current be reduced to 12mA or less to maintain optimum performance for operation below 3V. DVDD and AVDD do not have to be equal. Single Supply (Note 8) 2.7 2.7 -0.2 5.0 5.0 23 5 7 13 10 2 6 5 2.7 150 180 165 80 75 87 84 32 5.5 5.5 200 100 +0.2 V V mA mA mA mA mA mA mA mA mA mW mW mW mW mW mW mW mW % FSR/V AVDD = DVDD = +5V, VREF = Internal 1.2V, IOUTFS = 20mA, TA = 25oC for All Typical Values (Continued) TEST CONDITIONS MIN TYP MAX UNITS
7
HI5960 Definition of Specifications
Differential Linearity Error, DNL, is the measure of the step size output deviation from code to code. Ideally the step size should be 1 LSB. A DNL specification of 1 LSB or less guarantees monotonicity. Full Scale Gain Drift, is measured by setting the data inputs to be all logic high (all 1s) and measuring the output voltage through a known resistance as the temperature is varied from TMIN to TMAX . It is defined as the maximum deviation from the value measured at room temperature to the value measured at either TMIN or TMAX . The units are ppm of FSR (full scale range) per oC. Full Scale Gain Error, is the error from an ideal ratio of 32 between the output current and the full scale adjust current (through RSET). Integral Linearity Error, INL, is the measure of the worst case point that deviates from a best fit straight line of data values along the transfer curve. Internal Reference Voltage Drift, is defined as the maximum deviation from the value measured at room temperature to the value measured at either TMIN or TMAX . The units are ppm per oC. Offset Drift, is measured by setting the data inputs to all logic low (all 0s) and measuring the output voltage through a known resistance as the temperature is varied from TMIN to TMAX . It is defined as the maximum deviation from the value measured at room temperature to the value measured at either TMIN or TMAX . The units are ppm of FSR (full scale range) per degree oC. Offset Error, is measured by setting the data inputs to all logic low (all 0s) and measuring the output voltage through a known resistance. Offset error is defined as the maximum deviation of the output current from a value of 0mA. Output Settling Time, is the time required for the output voltage to settle to within a specified error band measured from the beginning of the output transition. The measurement is done by switching quarter scale. Termination impedance was 25 due to the parallel resistance of the 50 loading on the output and the oscilloscope's 50 input. This also aids the ability to resolve the specified error band without overdriving the oscilloscope. Output Voltage Compliance Range, is the voltage limit imposed on the output. The output impedance should be chosen such that the voltage developed does not violate the compliance range. Power Supply Rejection, is measured using a single power supply. The supply's nominal +5V is varied 10% and the change in the DAC full scale output is noted. Reference Input Multiplying Bandwidth, is defined as the 3dB bandwidth of the voltage reference input. It is measured by using a sinusoidal waveform as the external reference with the digital inputs set to all 1s. The frequency is increased until the amplitude of the output waveform is 0.707 (-3dB) of its original value. Singlet Glitch Area, is the switching transient appearing on the output during a code transition. It is measured as the area under the overshoot portion of the curve and is expressed as a Volt-Time specification. This is tested using a single code transition across a major current source. Spurious Free Dynamic Range, SFDR, is the amplitude difference from the fundamental signal to the largest harmonically or non-harmonically related spur within the specified frequency window. Total Harmonic Distortion, THD, is the ratio of the RMS value of the fundamental output signal to the RMS sum of the first five harmonic components.
Detailed Description
The HI5960 is a 14-bit, current out, CMOS, digital to analog converter. Its maximum update rate is 130MSPS and can be powered by either single or dual power supplies in the recommended range of +3V to +5V. Operation with clock rates higher than 130MSPS is possible; please contact the factory for more information. It consumes less than 180mW of power when using a +5V supply with the data switching at 130MSPS. The architecture is based on a segmented current source arrangement that reduces glitch by reducing the amount of current switching at any one time. In previous architectures that contained all binary weighted current sources or a binary weighted resistor ladder, the converter might have a substantially larger amount of current turning on and off at certain, worst-case transition points such as midscale and quarter scale transitions. By greatly reducing the amount of current switching at certain "major" transitions, the overall glitch of the converter is dramatically reduced, improving settling time, transient problems, and accuracy.
Digital Inputs and Termination
The HI5960 digital inputs are guaranteed to CMOS levels. However, TTL compatibility can be achieved by lowering the supply voltage to 3V due to the digital threshold of the input buffer being approximately half of the supply voltage. The internal register is updated on the rising edge of the clock. To minimize reflections, proper termination should be implemented. If the lines driving the clock and the digital inputs are long 50 lines, then 50 termination resistors should be placed as close to the converter inputs as possible connected to the digital ground plane (if separate grounds are used). These termination resistors are not likely needed as long as the digital waveform source is within a few inches of the DAC.
Ground Planes
Separate digital and analog ground planes should be used. All of the digital functions of the device and their
8
HI5960
corresponding components should be located over the digital ground plane and terminated to the digital ground plane. The same is true for the analog components and the analog ground plane. Consult Application Note 9853. loading each current output) should be chosen so that the desired output voltage is produced in conjunction with the output full scale current. If a known line impedance is to be driven, then the output load resistor should be chosen to match this impedance. The output voltage equation is: VOUT = IOUT X RLOAD . These outputs can be used in a differential-to-single-ended arrangement to achieve better harmonic rejection. The SFDR measurements in this data sheet were performed with a 1:1 transformer on the output of the DAC (see Figure 1). With the center tap grounded, the output swing of pins 21 and 22 will be biased at zero volts. The loading as shown in Figure 1 will result in a 500mV signal at the output of the transformer if the full scale output current of the DAC is set to 20mA.
REQ IS THE IMPEDANCE LOADING EACH OUTPUT 50 IOUTB PIN 21 100 PIN 22 HI5960 IOUTA 50 50 VOUT = (2 x IOUT x REQ)V
Noise Reduction
To minimize power supply noise, 0.1F capacitors should be placed as close as possible to the converter's power supply pins, AVDD and DVDD . Also, the layout should be designed using separate digital and analog ground planes and these capacitors should be terminated to the digital ground for DVDD and to the analog ground for AVDD . Additional filtering of the power supplies on the board is recommended.
Voltage Reference
The internal voltage reference of the device has a nominal value of +1.2V with a 60ppm/ oC drift coefficient over the full temperature range of the converter. It is recommended that a 0.1F capacitor be placed as close as possible to the REFIO pin, connected to the analog ground. The REFLO pin (16) selects the reference. The internal reference can be selected if pin 16 is tied low (ground). If an external reference is desired, then pin 16 should be tied high (the analog supply voltage) and the external reference driven into REFIO, pin 17. The full scale output current of the converter is a function of the voltage reference used and the value of RSET . IOUT should be within the 2mA to 20mA range, though operation below 2mA is possible, with performance degradation. If the internal reference is used, VFSADJ will equal approximately 1.2V (pin 18). If an external reference is used, VFSADJ will equal the external reference. The calculation for IOUT (Full Scale) is: IOUT(Full Scale) = (VFSADJ/RSET) X 32. If the full scale output current is set to 20mA by using the internal voltage reference (1.2V) and a 1.91k RSET resistor, then the input coding to output current will resemble the following:
TABLE 1. INPUT CODING vs OUTPUT CURRENT INPUT CODE (D13-D0) 1111 11111 11111 1000 00000 00000 0000 00000 00000 IOUTA (mA) 20 10 0 IOUTB (mA) 0 10 20
50 REPRESENTS THE SPECTRUM ANALYZER
FIGURE 1.
VOUT = 2 x IOUT x REQ, where REQ is ~12.5. Allowing the center tap to float will result in identical transformer output, however the output pins of the DAC will have positive DC offset. Since the DAC's output voltage compliance range is 0.3V to +1.25V, the center tap may need to be left floating or DC offset in order to increase the amount of signal swing available. The 50 load on the output of the transformer represents the spectrum analyzer's input impedance.
Outputs
IOUTA and IOUTB are complementary current outputs. The sum of the two currents is always equal to the full scale output current minus one LSB. If single ended use is desired, a load resistor can be used to convert the output current to a voltage. It is recommended that the unused output be either grounded or equally terminated. The voltage developed at the output must not violate the output voltage compliance range of -0.3V to 1.25V. RLOAD (the impedance
9
HI5960 Timing Diagrams
CLK
50%
D13-D0
V
GLITCH AREA = 1/2 (H x W)
ERROR BAND
HEIGHT (H)
IOUT WIDTH (W) tSETT tPD t(ps)
FIGURE 2. OUTPUT SETTLING TIME DIAGRAM
FIGURE 3. PEAK GLITCH AREA (SINGLET) MEASUREMENT METHOD
tPW1
tPW2
CLK
50%
tSU tHLD D13-D0
tSU tHLD
tSU tHLD
tPD
tSETT
IOUT
tPD
tSETT
tPD
tSETT
FIGURE 4. PROPAGATION DELAY, SETUP TIME, HOLD TIME AND MINIMUM PULSE WIDTH DIAGRAM
10
HI5960 Small Outline Plastic Packages (SOIC)
N INDEX AREA E -B1 2 3 SEATING PLANE -AD -CA h x 45o H 0.25(0.010) M BM
M28.3 (JEDEC MS-013-AE ISSUE C)
28 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE INCHES SYMBOL A A1
L
MILLIMETERS MIN 2.35 0.10 0.33 0.23 17.70 7.40 MAX 2.65 0.30 0.51 0.32 18.10 7.60 NOTES 9 3 4 5 6 7 8o Rev. 0 12/93
MIN 0.0926 0.0040 0.013 0.0091 0.6969 0.2914
MAX 0.1043 0.0118 0.0200 0.0125 0.7125 0.2992
B C D E
A1 0.10(0.004) C
e H h L N
0.05 BSC 0.394 0.01 0.016 28 0o 8o 0.419 0.029 0.050
1.27 BSC 10.00 0.25 0.40 28 0o 10.65 0.75 1.27
e
B 0.25(0.010) M C AM BS
NOTES: 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95. 2. Dimensioning and tolerancing per ANSI Y14.5M-1982. 3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side. 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side. 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area. 6. "L" is the length of terminal for soldering to a substrate. 7. "N" is the number of terminal positions. 8. Terminal numbers are shown for reference only. 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch) 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
11
HI5960 Thin Shrink Small Outline Plastic Packages (TSSOP)
N INDEX AREA E E1 -B1 2 3 L 0.05(0.002) -AD -CSEATING PLANE A 0.25 0.010 GAUGE PLANE 0.25(0.010) M BM
M28.173
28 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE INCHES SYMBOL A A1 A2 b c D MIN 0.002 0.031 0.0075 0.0035 0.378 0.169 MAX 0.047 0.006 0.051 0.0118 0.0079 0.386 0.177 MILLIMETERS MIN 0.05 0.80 0.19 0.09 9.60 4.30 MAX 1.20 0.15 1.05 0.30 0.20 9.80 4.50 NOTES 9 3 4 6 7 8o Rev. 0 6/98
A1 0.10(0.004) A2 c
E1 e E L N
e
b 0.10(0.004) M C AM BS
0.026 BSC 0.246 0.0177 28 0o 8o 0.256 0.0295
0.65 BSC 6.25 0.45 28 0o 6.50 0.75
NOTES: 1. These package dimensions are within allowable dimensions of JEDEC MO-153-AE, Issue E. 2. Dimensioning and tolerancing per ANSI Y14.5M-1982. 3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side. 4. Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side. 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area. 6. "L" is the length of terminal for soldering to a substrate. 7. "N" is the number of terminal positions. 8. Terminal numbers are shown for reference only. 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch). 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com 12

▲Up To Search▲

Price & Availability of HI5960SOICEVAL1

	To Download HI5960SOICEVAL1 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .